

CY7C1444KV33 CY7C1445KV33

36-Mbit (1M × 36/2M × 18) Pipelined DCD Sync SRAM

Features

- Supports bus operation up to 250 MHz
- Available speed grades is 250 MHz
- Registered inputs and outputs for pipelined operation
- Optimal for performance (double-cycle deselect)
- Depth expansion without wait state
- 3.3-V core power supply
- 2.5-V or 3.3-V I/O power supply
- Fast clock-to-output times □ 2.5 ns (for 250-MHz device)
- Provide high-performance 3-1-1-1 access rate
- User-selectable burst counter supporting interleaved or linear burst sequences
- Separate processor and controller address strobes
- Synchronous self-timed writes
- Asynchronous output enable
- CY7C1444KV33, CY7C1445KV33 available in JEDEC-standard Pb-free 100-pin TQFP packages
- "ZZ" sleep mode option

Functional Description

The CY7C1444KV33/CY7C1445KV33 SRAMs integrate 1M × 36/2M × 18 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive-edge-triggered clock (CLK) input. The synchronous inputs include all addresses, all data inputs, address-pipelining chip enable (CE₁), depth-expansion chip enables (CE₂ and CE₃), burst control inputs (ADSC, ADSP, and ADV), write enables (BW_X, and BWE), and global write (GW). Asynchronous inputs include the output enable (OE) and the ZZ pin.

Addresses and chip enables are registered at rising edge of clock when either address strobe processor (ADSP) or address strobe controller (ADSC) are active. Subsequent burst addresses can be internally generated as controlled by the advance pin (ADV).

Address, data inputs, and write controls are registered on-chip to initiate a self-timed write cycle. This part supports byte write operations (see Pin Descriptions and Truth Table for further details). Write cycles can be on<u>e to</u> four bytes wide as controlled by the byte write control inputs. <u>GW</u> active <u>LOW</u> causes all bytes to be written. This device incorporates an additional pipelined enable register which delays turning off the output buffers an additional cycle when a deselect is executed. This feature allows depth expansion without penalizing system performance.

The CY7C1444KV33/CY7C1445KV33 SRAMs operate from a +3.3 V core power supply while all outputs operate with a +3.3 V or a +2.5 V supply. All inputs and outputs are JEDEC-standard JESD8-5-compatible.

Selection Guide


| Description | | 250 MHz | Unit |
|---------------------------|------|---------|------|
| Maximum access time | | 2.5 | ns |
| Maximum operating current | × 18 | 220 | mA |
| | × 36 | 240 | |

198 Champion Court


San Jose, CA 95134-1709



Logic Block Diagram – CY7C1444KV33



Logic Block Diagram – CY7C1445KV33





Contents


| Pin Configurations | 4 |
|---|----|
| Pin Definitions | |
| Functional Overview | 6 |
| Single Read Accesses | 6 |
| Single Write Accesses Initiated by ADSP | 6 |
| Single Write Accesses Initiated by ADSC | 6 |
| Burst Sequences | 7 |
| Sleep Mode | 7 |
| Interleaved Burst Address Table | 7 |
| Linear Burst Address Table | 7 |
| ZZ Mode Electrical Characteristics | 7 |
| Truth Table | 8 |
| Partial Truth Table for Read/Write | 9 |
| Partial Truth Table for Read/Write | 9 |
| Maximum Ratings | |
| Operating Range | |
| Neutron Soft Error Immunity | |
| Electrical Characteristics | 10 |

| Capacitance | 12 |
|---|----|
| Thermal Resistance | |
| AC Test Loads and Waveforms | |
| | |
| Switching Characteristics | |
| Switching Waveforms | 14 |
| Ordering Information | |
| Ordering Code Definitions | |
| Package Diagram | |
| Acronyms | |
| Document Conventions | 20 |
| Units of Measure | 20 |
| Document History Page | 21 |
| Sales, Solutions, and Legal Information | 22 |
| Worldwide Sales and Design Support | |
| Products | |
| PSoC®Solutions | |
| Cypress Developer Community | |
| Technical Support | |
| | |



Pin Configurations

Figure 1. 100-pin TQFP Pinout





Pin Definitions

| Name | I/O | Description |
|--|--------------------|--|
| A ₀ , A ₁ , A | Input-synchronous | Address inputs used to select one of the address locations. Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW, and CE_1 , CE_2 , and CE_3 are sampled active. A1: A0 are fed to the two-bit counter. |
| $\overline{BW}_{A}, \overline{BW}_{B}, \overline{BW}_{C}, \overline{BW}_{D}$ | Input-synchronous | Byte write select inputs, active LOW. Qualified with BWE to conduct byte writes to the SRAM. Sampled on the rising edge of CLK. |
| GW | Input-synchronous | Global write enable input, active LOW . When asserted LOW on the rising edge of CLK, a global write is conducted (all bytes are written, regardless of the values on BW_X and BWE). |
| BWE | Input-synchronous | Byte write enable input, active LOW. Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write. |
| CLK | Input-clock | Clock input . Used to capture all synchronous inputs to the device. Also used to increment the burst counter when ADV is asserted LOW, during a burst operation. |
| CE ₁ | Input-synchronous | Chip enable 1 input, active LOW . Sampled on the rising edge of CLK. Used in conjunction with CE_2 and \overline{CE}_3 to select/deselect the device. ADSP is ignored if \overline{CE}_1 is HIGH. \overline{CE}_1 is sampled only when a new external address is loaded. |
| CE ₂ | Input-synchronous | Chip enable 2 input, active HIGH . Sampled on the rising edge of CLK. Used in conjunction with CE_1 and CE_3 to select/deselect the device. CE_2 is sampled only when a new external address is loaded. |
| CE ₃ | Input-synchronous | Chip enable 3 input, active LOW . Sampled on the rising <u>edge</u> of CLK. Used in conjunction with CE_1 and CE_2 to select/deselect the device. CE_3 is sampled only when a new external address is loaded. |
| ŌĒ | Input-asynchronous | Output enable, asynchronous input, active LOW . Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, DQ pins are tristated, and act as input data pins. OE is masked during the first clock of a read cycle when emerging from a deselected state. |
| ADV | Input-synchronous | Advance input signal, sampled on the rising edge of CLK, active LOW. When asserted, it automatically increments the address in a burst cycle. |
| ADSP | Input-synchronous | Address strobe from processor, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A1: A0 are also loaded into the <u>burst</u> counter. When ADSP and ADSC are both asserted, only ADSP is recognized. ASDP is ignored when CE ₁ is deasserted HIGH. |
| ADSC | Input-synchronous | Address strobe from controller, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A1: A0 are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized. |
| ZZ | Input-asynchronous | ZZ "sleep" input, active HIGH. When asserted HIGH places the device in a non-time-critical "sleep" condition with data integrity preserved. For normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull-down. |
| DQs, DQPs | I/O-synchronous | Bidirectional data I/O lines . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the read cycle. The direction of the pins is controlled by OE. When OE is asserted LOW, the pins behave as outputs. When HIGH, DQs and DQP _X are placed in a tristate condition. |
| V _{DD} | Power supply | Power supply inputs to the core of the device. |
| V _{SS} | Ground | Ground for the core of the device. |
| V _{SSQ} | I/O ground | Ground for the I/O circuitry. |



Pin Definitions (continued)

| Name | I/O | Description |
|--|------------------|---|
| V _{DDQ} | I/O power supply | Power supply for the I/O circuitry. |
| MODE | Input-static | Selects burst order . When tied to GND selects linear burst sequence. When tied to V_{DD} or left floating selects interleaved burst sequence. This is a strap pin and should remain static during device operation. Mode pin has an internal pull-up. |
| NC | _ | No Connects. Not internally connected to the die. |
| NC/72M, NC/144M, NC/288M, NC/576M, NC/1G | _ | No Connects . Not internally connected to the die. 72M, 144M, 288M, 576M, and 1G are address expansion pins are not internally connected to the die. |

Functional Overview

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock.

The CY7C1444KV33/CY7C1445KV33 support secondary cache in systems utilizing either a linear or interleaved burst sequence. The interleaved burst order supports Pentium processors. The burst order is user selectable, and is determined by sampling the MODE input. Accesses can be initiated with either the processor address strobe (ADSP) or the controller address strobe (ADSC). Address advancement through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte write operations are qualified with the byte write enable (\overline{BWE}) and byte write select (\overline{BW}_X) inputs. A global write enable (\overline{GW}) overrides all byte write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self-timed write circuitry.

Synchronous chip selects \overline{CE}_1 , CE_2 , \overline{CE}_3 and an asynchronous output enable (\overline{OE}) provide for easy bank selection and output tristate control. ADSP is ignored if \overline{CE}_1 is HIGH.

Single Read Accesses

This access is initiated when the following conditions are satisfied at clock rise: (1) ADSP or ADSC is asserted LOW,

(2) chip selects are all asserted active, and (3) the write signals (GW, BWE) are all deasserted HIGH. ADSP is ignored if CE_1 is HIGH. The address presented to the address inputs is stored into the address advancement logic and the address register while being presented to the memory core. The corresponding data is allowed to propagate to the input of the output registers. At the rising edge of the next clock the data is allowed to propagate through the output register and onto the data bus within t_{CO} if OE is active LOW. The only exception occurs when the SRAM is emerging from a deselected state to a selected state, its outputs are always tristated during the first cycle of the access. After the first cycle of the access, the outputs are supported.

The CY7C1444KV33/CY7C1445KV33 are double-cycle deselect part. Once the <u>SRAM</u> is <u>deselected</u> at clock rise by the chip select and either ADSP or ADSC signals, its output will tristate immediately after the next clock rise.

Single Write Accesses Initiated by ADSP

This access is initiated wh<u>en both</u> of the following conditions are satisfied at clock rise: (1) ADSP is asserted LOW, and (2) chip select is asserted active. The address presented is loaded into the address register and the address advancement logic <u>while</u> being delivered to the memory core. The write signals (GW, BWE, and \overline{BW}_X) and \overline{ADV} inputs are ignored during this first cycle.

 $\overline{\text{ADSP}}$ triggered write accesses require two clock cycles to complete. If GW is asserted LOW on the second clock rise, the data presented to the DQ_x inputs is written into the corresponding address location in the memory core. If GW is HIGH, then the write operation is controlled by BWE and BW_x signals. The CY7C1444KV33/CY7C1445KV33 provide byte write capability that is described in the Write Cycle Description table. Asserting the byte write enable input (BWE) with the selected byte write input will selectively write to only the desired bytes. Bytes not selected during a byte write operation will remain unaltered. A synchronous self-timed write mechanism has been provided to simplify the write operations.

Because the CY7C1444KV33/<u>CY</u>7C1445KV33 are common I/O devices, the output enable (OE) must be deasserted HIGH before presenting data to the DQ inputs. Doing so will tristate the output drivers. As a safety precaution, DQ are automatically tristated whenever a write cycle is detected, regardless of the state of OE.

Single Write Accesses Initiated by ADSC

 $\overline{\text{ADSC}}$ write accesses are initiated when the following conditions are satisfied: (1) $\overline{\text{ADSC}}$ is asserted LOW, (2) $\overline{\text{ADSP}}$ is deasserted HIGH, (3) chip select is asserted active, and (4) the appropriate combination of the write inputs (GW, BWE, and BW_X) are asserted active to conduct a write to the desired byte(s). $\overline{\text{ADSC}}$ triggered write accesses require a single clock cycle to complete. The address presented is loaded into the address register and the address advancement logic while being delivered to the memory core. The ADV input is ignored during this cycle. If a global write is conducted, the data presented to the DQ_X is written into the corresponding address location in the memory core. If a byte write is conducted, only the selected bytes are written. Bytes not selected during a byte write operation will remain unaltered. A synchronous self-timed write mechanism has been provided to simplify the write operations.



Because the CY7C1444KV33/<u>CY</u>7C1445KV33 are common I/O devices, the output enable (\overline{OE}) must be deasserted HIGH before presenting data to the DQ_X inputs. Doing so will tristate the output drivers. As a safety precaution, DQ_X are automatically tristated whenever a write cycle is detected, regardless of the state of \overline{OE} .

Burst Sequences

The CY7C1444KV33/CY7C1445KV33 provide a two-bit wraparound counter, fed by $A_{[1:0]}$, that implements either an interleaved or linear burst sequence. The interleaved burst sequence is designed specifically to support Intel Pentium applications. The burst sequence is user selectable through the MODE input. Both read and write burst operations are supported.

Asserting ADV LOW at clock rise will automatically increment the burst counter to the next address in the burst sequence. Both read and write burst operations are supported.

Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode. CEs, ADSP, and ADSC must remain inactive for the duration of t_{ZZREC} after the ZZ input returns LOW.

Interleaved Burst Address Table

(MODE = Floating or V_{DD})

| First Address A1: A0 | Second Address A1: A0 | Third Address A1: A0 | Fourth Address A1: A0 |
|----------------------------|-----------------------------|----------------------------|-----------------------------|
| 00 | 01 | 10 | 11 |
| 01 | 00 | 11 | 10 |
| 10 | 11 | 00 | 01 |
| 11 | 10 | 01 | 00 |

Linear Burst Address Table

(MODE = GND)

| First Address A1: A0 | Second Address A1: A0 | Third Address A1: A0 | Fourth Address A1: A0 |
|----------------------------|-----------------------------|----------------------------|-----------------------------|
| 00 | 01 | 10 | 11 |
| 01 | 10 | 11 | 00 |
| 10 | 11 | 00 | 01 |
| 11 | 00 | 01 | 10 |

| Parameter | Description | Test Conditions | Min | Мах | Unit |
|--------------------|-----------------------------------|---------------------------|-------------------|-------------------|------|
| I _{DDZZ} | Sleep mode standby current | $ZZ \ge V_{DD} - 0.2 V$ | - | 75 | mA |
| t _{ZZS} | Device operation to ZZ | $ZZ \ge V_{DD} - 0.2 V$ | - | 2t _{CYC} | ns |
| t _{ZZREC} | ZZ recovery time | ZZ <u><</u> 0.2 V | 2t _{CYC} | _ | ns |
| t _{ZZI} | ZZ active to sleep current | This parameter is sampled | - | 2t _{CYC} | ns |
| t _{RZZI} | ZZ inactive to exit sleep current | This parameter is sampled | 0 | - | ns |

ZZ Mode Electrical Characteristics



Truth Table

The Truth Table for CY7C1444KV33/CY7C1445KV33 is as follows. ^[1, 2, 3, 4, 5, 6]

| Operation | Add. Used | CE ₁ | CE2 | $\overline{\text{CE}}_3$ | ZZ | ADSP | ADSC | ADV | WRITE | OE | CLK | DQ |
|-----------------------------|-----------|-----------------|-----|--------------------------|----|------|------|-----|-------|----|-----|----------|
| Deselect cycle, power-down | None | Н | Х | Х | L | Х | L | Х | Х | Х | L–H | Tristate |
| Deselect cycle, power-down | None | L | L | Х | L | L | Х | Х | Х | Х | L–H | Tristate |
| Deselect cycle, power-down | None | L | Х | Н | L | L | Х | Х | Х | Х | L–H | Tristate |
| Deselect cycle, power-down | None | L | L | Х | L | Н | L | Х | Х | Х | L–H | Tristate |
| Deselect cycle, power-down | None | L | Х | Н | L | Н | L | Х | Х | Х | L–H | Tristate |
| Sleep mode, power-down | None | Х | Х | Х | Н | Х | Х | Х | Х | Х | Х | Tristate |
| Read cycle, begin burst | External | L | Н | L | L | L | Х | Х | Х | L | L–H | Q |
| Read cycle, begin burst | External | L | н | L | L | L | Х | Х | Х | Н | L–H | Tristate |
| Write cycle, begin burst | External | L | Н | L | L | Н | L | Х | L | Х | L–H | D |
| Read cycle, begin burst | External | L | Н | L | L | Н | L | Х | Н | L | L–H | Q |
| Read cycle, begin burst | External | L | н | L | L | Н | L | Х | Н | Н | L–H | Tristate |
| Read cycle, continue burst | Next | Х | Х | Х | L | Н | Н | L | Н | L | L–H | Q |
| Read cycle, continue burst | Next | Х | Х | Х | L | Н | Н | L | Н | Н | L–H | Tristate |
| Read cycle, continue burst | Next | Н | Х | Х | L | Х | Н | L | Н | L | L–H | Q |
| Read cycle, continue burst | Next | Н | Х | Х | L | Х | Н | L | Н | Н | L–H | Tristate |
| Write cycle, continue burst | Next | Х | Х | Х | L | Н | Н | L | L | Х | L–H | D |
| Write cycle, continue burst | Next | Н | Х | Х | L | Х | Н | L | L | Х | L–H | D |
| Read cycle, suspend burst | Current | Х | Х | Х | L | Н | Н | Н | Н | L | L–H | Q |
| Read cycle, suspend burst | Current | Х | Х | Х | L | Н | Н | Н | Н | Н | L–H | Tristate |
| Read cycle, suspend burst | Current | Н | Х | Х | L | Х | Н | Н | Н | L | L–H | Q |
| Read cycle, suspend burst | Current | Н | Х | Х | L | Х | Н | Н | Н | Н | L–H | Tristate |
| Write cycle, suspend burst | Current | Х | Х | Х | L | Н | Н | Н | L | Х | L–H | D |
| Write cycle, suspend burst | Current | Н | Х | Х | L | Х | Н | Н | L | Х | L–H | D |

Notes

- Notes

 X = "Don't Care." H = Logic HIGH, L = Logic LOW.
 WRITE = L when any one or more byte write enable signals and BWE = L or GW = L. WRITE = H when all byte write enable signals, BWE, GW = H.
 The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
 CE₁, CE₂, and CE₃ are available only in the TQFP package.

 The SRAM always initiates a read cycle when ADSP is asserted, regardless of the state of GW, BWE, or BW_x. Writes may occur only on subsequent clocks after the ADSP or with the assertion of ADSC. As a result, OE must be driven HIGH prior to the start of the write cycle to allow the outputs to tristate. OE is a don't care for the remainder of the write cycle.

 OE is asynchronous and is not sampled with the clock rise. It is masked intermally during write cycles. During a read cycle all data bits are tristate when OE is inactive or when the device is deselected, and all data bits behave as output when OE is active (LOW).



Partial Truth Table for Read/Write

The Partial Truth Table for Read/Write for CY7C1444KV33 is as follows ^[7, 8].

| Function (CY7C1444KV33) | GW | BWE | BWD | BW _C | BWB | BWA |
|--|----|-----|-----|-----------------|-----|-----|
| Read | Н | Н | Х | Х | Х | Х |
| Read | Н | L | Н | Н | Н | Н |
| Write byte A – $(DQ_A \text{ and } DQP_A)$ | Н | L | Н | Н | Н | L |
| Write byte B – $(DQ_B \text{ and } DQP_B)$ | Н | L | Н | Н | L | Н |
| Write bytes B, A | Н | L | Н | Н | L | L |
| Write byte C – (DQ _C and DQP _C) | Н | L | Н | L | Н | Н |
| Write bytes C, A | Н | L | Н | L | Н | L |
| Write bytes C, B | Н | L | Н | L | L | Н |
| Write bytes C, B, A | Н | L | Н | L | L | L |
| Write byte D – (DQ _D and DQP _D) | Н | L | L | Н | Н | Н |
| Write bytes D, A | Н | L | L | Н | Н | L |
| Write bytes D, B | Н | L | L | Н | L | Н |
| Write bytes D, B, A | Н | L | L | Н | L | L |
| Write bytes D, C | Н | L | L | L | Н | Н |
| Write bytes D, C, A | Н | L | L | L | Н | L |
| Write bytes D, C, B | Н | L | L | L | L | Н |
| Write all bytes | Н | L | L | L | L | L |
| Write all bytes | L | Х | Х | Х | Х | Х |

Partial Truth Table for Read/Write

The Partial Truth Table for Read/Write for CY7C1445KV33 is as follows ^[7, 8].

| Function (CY7C1445KV33) | GW | BWE | BW _B | BWA |
|--|----|-----|-----------------|-----|
| Read | Н | Н | Х | Х |
| Read | Н | L | Н | Н |
| Write byte A – (DQ _A and DQP _A) | Н | L | Н | L |
| Write byte B – (DQ _B and DQP _B) | Н | L | L | Н |
| Write all bytes | Н | L | L | L |
| Write all bytes | L | Х | Х | Х |

Notes

- 7. The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
 8. Table only lists a partial listing of the byte write combinations. Any Combination of BW_X is valid Appropriate write will be done based on which byte write is active.



Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

| Storage temperature65 °C to +150 °C |
|---|
| Ambient temperature with power applied–55 °C to +125 °C |
| Supply voltage on V_{DD} relative to GND $\ldots \ldots -0.5$ V to +4.6 V |
| Supply voltage on V_{DDQ} relative to GND0.5 V to +V_{DD} |
| DC voltage applied to outputs in tristate–0.5 V to V_{DDQ} + 0.5 V |
| DC input voltage–0.5 V to V_{DD} + 0.5 V |
| Current into outputs (LOW) |
| Static discharge voltage (per MIL-STD-883, method 3015)> 2001 V |
| Latch-up current > 200 mA |

Operating Range

| Range | Ambient Temperature | V _{DD} | V _{DDQ} |
|------------|------------------------|-----------------------|----------------------------------|
| Commercial | 0 °C to +70 °C | 3.3 V – 5% / + 10% | 2.5 V – 5% to V _{DD} |

Neutron Soft Error Immunity

| Parameter | Description | Test Conditions | Тур | Max* | Unit |
|---|---------------------------------|--------------------|-----|------|-------------|
| LSBU | Logical Single-Bit Upsets | 25 °C | <5 | 5 | FIT/ Mb |
| LMBU | Logical Multi-Bit Upsets | 25 °C | 0 | 0.01 | FIT/ Mb |
| SEL | Single Event Latch up | 85 °C | 0 | 0.1 | FIT/ Dev |
| * No LMBU or SEL events occurred during testing; this column represents a statistical χ^2 , 95% confidence limit calculation. For more details refer to Application Note AN 54908 "Accelerated Neutron SER Testing and Calculation of Terrestrial Failure Rates" | | | | | |

Electrical Characteristics

Over the Operating Range

| Parameter ^[9, 10] | Description | Test Conditions | Min | Мах | Unit |
|------------------------------|---|---|-------|-------------------------|------|
| V _{DD} | Power supply voltage | _ | 3.135 | 3.6 | V |
| V _{DDQ} | I/O supply voltage | for 3.3 V I/O | 3.135 | V _{DD} | V |
| | | for 2.5 V I/O | 2.375 | 2.625 | V |
| V _{OH} | Output HIGH voltage | for 3.3 V I/O, I _{OH} = -4.0 mA | 2.4 | _ | V |
| | | for 2.5 V I/O,I _{OH} = -1.0 mA | 2.0 | _ | V |
| V _{OL} | Output LOW voltage | for 3.3 V I/O, I _{OL} = 8.0 mA | - | 0.4 | V |
| | | for 2.5 V I/O, I _{OL} = 1.0 mA | - | 0.4 | V |
| V _{IH} | Input HIGH voltage ^[9] | for 3.3 V I/O | 2.0 | V _{DD} + 0.3 V | V |
| | | for 2.5 V I/O | 1.7 | V _{DD} + 0.3 V | V |
| V _{IL} | Input LOW voltage ^[9] | for 3.3 V I/O | -0.3 | 0.8 | V |
| | | for 2.5 V I/O | -0.3 | 0.7 | V |
| I _X | Input leakage current except ZZ and MODE | $GND \le V_I \le V_{DDQ}$ | -5 | 5 | μA |
| | Input current of MODE | Input = V _{SS} | -30 | - | μA |
| | | Input = V _{DD} | - | 5 | μA |
| | Input current of ZZ | Input = V _{SS} | -5 | - | μA |
| | | Input = V _{DD} | - | 30 | μA |
| I _{OZ} | Output leakage current | $GND \le V_I \le V_{DDQ}$, output disabled | -5 | 5 | μA |

Notes 9. Overshoot: $V_{IH}(AC) < V_{DD} + 1.5 V$ (Pulse width less than $t_{CYC}/2$), undershoot: $V_{IL}(AC) > -2 V$ (Pulse width less than $t_{CYC}/2$). 10. $T_{Power-up}$: Assumes a linear ramp from 0 V to $V_{DD}(min)$ within 200 ms. During this time $V_{IH} < V_{DD}$ and $V_{DDQ} \le V_{DD}$.



Electrical Characteristics (continued)

Over the Operating Range

| Parameter ^[9, 10] | Description | Test Con | ditions | | Min | Max | Unit |
|------------------------------|---|---|------------------------|--------------|-----|------------|------|
| I _{DD} | V _{DD} operating supply current | V_{DD} = Max., I_{OUT} = 0 mA, f = f _{MAX} = 1/t _{CYC} | 4-ns cycle, 250 MHz | × 18 × 36 | | 220 240 | mA |
| I _{SB1} | Automatic CE power-down current – TTL inputs | V _{DD} = Max, device deselected, | 4-ns cycle, 250 MHz | × 18 × 36 | - | 85 90 | mA |
| | | | | | | | |
| I _{SB2} | Automatic CE power-down | V _{DD} = Max, | 4-ns cycle, | × 18 | - | 75 | mA |
| | current – CMOS inputs | device deselected, $V_{IN} \le 0.3$ V or $V_{IN} \ge V_{DDQ} - 0.3$ V, f = 0 | 250 MHz | × 36 | | 80 | |
| I _{SB3} | Automatic CE power-down | V _{DD} = Max, | 4-ns cycle, | × 18 | - | 85 | mA |
| | current – CMOS inputs | $ \begin{array}{l} \mbox{device deselected,} \\ V_{IN} \leq 0.3 \ V \ \mbox{or} \\ V_{IN} \geq V_{DDQ} - 0.3 \ \mbox{V,} \\ \mbox{f} = \mbox{f}_{MAX} = 1/t_{CYC} \end{array} $ | 250 MHz | × 36 | | 90 | |
| I _{SB4} | Automatic CE power-down V _{DD} = Max, | | 4-ns cycle, | ×18 | _ | 75 | mA |
| | current – TTL inputs | device deselected, $\label{eq:VIN} \begin{split} V_{IN} \geq V_{IH} \text{ or } V_{IN} \leq V_{IL}, \\ f = 0 \end{split}$ | 250 MHz | ×36 | - | 80 | |



Capacitance

| Parameter [11] | Description | Test Conditions | 100-pin TQFP Max | Unit |
|------------------|--------------------------|---|---------------------|------|
| C _{IN} | | T _A = 25 °C, f = 1 MHz, | 5 | pF |
| C _{CLK} | Clock input capacitance | $V_{DD} = 3.3 \text{ V}, V_{DDQ} = 2.5 \text{ V}$ | 5 | pF |
| C _{I/O} | Input/Output capacitance | | 5 | pF |


Thermal Resistance


| Parameter [11] | Description | Test Condition | S | 100-pin TQFP Package | Unit |
|-----------------|---|---|-----------------------|-------------------------|------|
| Θ_{JA} | Thermal resistance | Test conditions follow standard test | | 35.36 | °C/W |
| | (junction to ambient) | methods and procedures for measuring thermal impedance, per | With Air Flow (1 m/s) | 31.30 | °C/W |
| | | | With Air Flow (3 m/s) | 28.86 | °C/W |
| Θ ^{JC} | Thermal resistance (junction to case) | | _ | 7.52 | °C/W |
| Θ_{JB} | Thermal resistance (junction to board) | | | 28.89 | °C/W |

AC Test Loads and Waveforms



3.3 V I/O Test Load





Note

11. Tested initially and after any design or process change that may affect these parameters.



Switching Characteristics

Over the Operating Range

| Parameter ^[12, 13] | Description | -2 | -250 | | |
|-------------------------------|---|-----|------|------|--|
| Parameter [1-, 10] | Description | Min | Мах | Unit | |
| t _{POWER} | V _{DD} (Typical) to the first access ^[14] | 1 | - | ms | |
| Clock | | | | | |
| t _{CYC} | Clock cycle time | 4.0 | - | ns | |
| t _{CH} | Clock HIGH | 1.5 | - | ns | |
| t _{CL} | Clock LOW | 1.5 | - | ns | |
| Output Times | | | | | |
| t _{CO} | Data output valid after CLK rise | - | 2.5 | ns | |
| t _{DOH} | Data output hold after CLK rise | 1.0 | - | ns | |
| t _{CLZ} | Clock to low Z ^[15, 16, 17] | 1.0 | - | ns | |
| t _{CHZ} | Clock to high Z ^[15, 16, 17] | - | 2.6 | ns | |
| t _{OEV} | OE LOW to output valid | - | 2.6 | ns | |
| t _{OELZ} | OE LOW to output low Z ^[15, 16, 17] | 0 | - | ns | |
| t _{OEHZ} | OE HIGH to output high Z ^[15, 16, 17] | - | 2.6 | ns | |
| Set-up Times | | | | • | |
| t _{AS} | Address set-up before CLK rise | 1.2 | - | ns | |
| t _{ADS} | ADSC, ADSP set-up before CLK rise | 1.2 | - | ns | |
| t _{ADVS} | ADV set-up before CLK rise | 1.2 | - | ns | |
| t _{WES} | GW, BWE, BW _X set-up before CLK rise | 1.2 | - | ns | |
| t _{DS} | Data input set-up before CLK rise | 1.2 | - | ns | |
| t _{CES} | Chip Enable set-up before CLK rise | 1.2 | - | ns | |
| Hold Times | | | | • | |
| t _{AH} | Address hold after CLK rise | 0.3 | - | ns | |
| t _{ADH} | ADSP, ADSC hold after CLK rise | 0.3 | - | ns | |
| t _{ADVH} | ADV hold after CLK rise | 0.3 | - | ns | |
| t _{WEH} | GW, BWE, BW _X hold after CLK rise | 0.3 | - | ns | |
| t _{DH} | Data input hold after CLK rise | 0.3 | - | ns | |
| t _{CEH} | Chip Enable hold after CLK rise | 0.3 | - | ns | |


Notes

12. Timing reference level is 1.5 V when V_{DDQ} = 3.3 V and is 1.25 V when V_{DDQ} = 2.5 V.
13. Test conditions shown in (a) of AC Test Loads unless otherwise noted.
14. This part has a voltage regulator internally; t_{POWER} is the time that the power needs to be supplied above V_{DD(minimum)} initially before a read or write operation can be initiated. be initiated.

15. t_{CHZ}, t_{LLZ}, t_{CLZ}, and t_{OEHZ} are specified with AC test conditions shown in part (b) of Figure 2 on page 12. Transition is measured ± 200 mV from steady-state voltage.
16. At any given voltage and temperature, t_{OEHZ} is less than t_{OELZ} and t_{CHZ} is less than t_{CLZ} to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve high Z prior to low Z under the same system conditions.
17. This parameter is sampled and not 100% tested.



Switching Waveforms




Note

18. On this diagram, when \overline{CE} is LOW: \overline{CE}_1 is LOW, CE_2 is HIGH and \overline{CE}_3 is LOW. When \overline{CE} is HIGH: \overline{CE}_1 is HIGH or CE_2 is LOW or \overline{CE}_3 is HIGH.



Switching Waveforms (continued)




Notes

19. On this diagram, when \overline{CE} is LOW: \overline{CE}_1 is LOW, CE_2 is HIGH and \overline{CE}_3 is LOW. When \overline{CE} is HIGH: \overline{CE}_1 is HIGH or CE_2 is LOW or \overline{CE}_3 is HIGH. 20. Full width write can be initiated by either \overline{GW} LOW; or by \overline{GW} HIGH, \overline{BWE} LOW and \overline{BW}_X LOW.



Switching Waveforms (continued)




Notes

21. On this diagram, when \overline{CE} is LOW: \overline{CE}_1 is LOW, CE_2 is HIGH and \overline{CE}_3 is LOW. When \overline{CE} is HIGH: \overline{CE}_1 is HI<u>GH</u> or CE_2 is LOW or \overline{CE}_3 is HIGH. 22. The data bus (Q) remains in high Z following a Write cycle, unless a new read access is initiated by ADSP or ADSC. 23. \overline{GW} is HIGH.



Switching Waveforms (continued)



Notes

24. Device must be deselected when entering ZZ mode. See Cycle Descriptions table for all possible signal conditions to deselect the device. 25. DQs are in high Z when exiting ZZ sleep mode.




Ordering Information

Table 1 lists the ordering codes. The table contains only the parts that are currently available. If you do not see what you are looking for, contact your local sales representative. For more information, visit the Cypress website at www.cypress.com and refer to the product summary page at http://www.cypress.com/products.

Table 1. Ordering Information

| Speed (MHz) | Ordering Code | Package Diagram | Part and Package Type | Operating Range |
|-------------|---------------------|-----------------|---|-----------------|
| 250 | CY7C1444KV33-250AXC | 51-85050 | 100-pin TQFP (14 × 20 × 1.4 mm) Pb-free | Commercial |
| | CY7C1445KV33-250AXC | | | |


Ordering Code Definitions






Package Diagram

Figure 7. 100-pin TQFP (14 × 20 × 1.4 mm) A100RA Package Outline, 51-85050





1. JEDEC STD REF MS-026

2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH

MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 00098 in (0.25 mm) PER SIDE BODY LENGTH DIMENSIONS ARE MAX PLASTIC BODY SIZE INCLUDING MOLD MISMATCH 3. DIMENSIONS IN MILLIMETERS

51-85050 *E



Acronyms

Table 2. Acronyms Used in this Document

| Acronym | Description | | |
|---------|-----------------------------|--|--|
| CE | Chip Enable | | |
| I/O | Input/Output | | |
| NoBL | No Bus Latency | | |
| OE | Output Enable | | |
| SRAM | Static Random Access Memory | | |
| TQFP | Thin Quad Flat Pack | | |
| WE | Write Enable | | |

Document Conventions

Units of Measure

Table 3. Units of Measure

| Symbol | Unit of Measure |
|--------|-----------------|
| °C | degree Celsius |
| MHz | megahertz |
| μA | microampere |
| mA | milliampere |
| ms | millisecond |
| ns | nanosecond |
| pF | picofarad |
| V | volt |
| W | watt |



Document History Page

| | Document Title: CY7C1444KV33/CY7C1445KV33, 36-Mbit (1M × 36/2M × 18) Pipelined DCD Sync SRAM Document Number: 001-66678 | | | | |
|------|--|--------------------|--------------------|--|--|
| Rev. | ECN No. | Submission Date | Orig. of Change | Description of Change | |
| *E | 4680529 | 04/09/2015 | PRIT | Changed status from Preliminary to Final. | |
| *F | 4757974 | 05/07/2015 | DEVM | Updated Functional Overview: Updated ZZ Mode Electrical Characteristics: Changed maximum value of I _{DDZZ} parameter from 89 mA to 75 mA. | |
| *G | 5337537 | 07/05/2016 | PRIT | Updated Neutron Soft Error Immunity: Updated values in "Typ" and "Max" columns corresponding to LSBU parameter. Updated to new template. | |



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

| ARM [®] Cortex [®] Microcontrollers | cypress.com/arm |
|---|------------------------|
| Automotive | cypress.com/automotive |
| Clocks & Buffers | cypress.com/clocks |
| Interface | cypress.com/interface |
| Lighting & Power Control | cypress.com/powerpsoc |
| Memory | cypress.com/memory |
| PSoC | cypress.com/psoc |
| Touch Sensing | cypress.com/touch |
| USB Controllers | cypress.com/usb |
| Wireless/RF | cypress.com/wireless |

PSoC[®]Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community Forums | Projects | Video | Blogs | Training | Components

Technical Support cypress.com/support

© Cypress Semiconductor Corporation, 2011-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress parents you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-66678 Rev. *G

i486 is a trademark, and Intel and Pentium are registered trademarks of Intel Corporation.